BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//KnowAFest//Campus Events//EN
BEGIN:VEVENT
UID:eventsphere-62945@www.knowafest.com
DTSTAMP:20261008T124104Z
DTSTART:20250207T183000Z
DTEND:20250209T182959Z
SUMMARY:KANAM25
LOCATION:Dr NGP Institute of Technology\, Coimbatore
DESCRIPTION:<p>Kanam ‘25 the Grand Techno-Cultural Sports Fest with the t
 agline 'One Pulse One Beat One Kanam\,' is a remarkable initiative that em
 bodies unity and collaboration. Organized jointly by the Student Developme
 nt Cell of NGP iTECH and NGPASC\, this event aims to bring together studen
 ts from diverse disciplines\, showcasing their talents in technology\, cul
 ture\, and sports while fostering a spirit of camaraderie and innovation.<
 /p>\n\n<p>ASIC (Application-Specific Integrated Circuit) digital design fl
 ow using HDL (Hardware Description Language) is a systematic process for d
 esigning and implementing custom digital circuits tailored to specific app
 lications. The flow begins with defining the design specifications and wri
 ting the behavioral or structural description of the circuit using HDLs li
 ke Verilog or VHDL. This is followed by functional simulation to verify th
 e correctness of the design. Once validated\, the design undergoes synthes
 is\, converting the HDL code into a gate-level netlist optimized for perfo
 rmance\, area\, and power. The next stage includes design-for-testability 
 (DFT) insertion and physical design\, where the netlist is mapped onto the
  physical layout\, including placement and routing of components. Post-lay
 out verification ensures that timing\, power\, and signal integrity meet t
 he design constraints. Finally\, the design is fabricated onto a silicon c
 hip and undergoes testing to validate its functionality\, ensuring a robus
 t and efficient solution for the targeted application.</p>
URL:https://www.knowafest.com/kanam25
END:VEVENT
END:VCALENDAR
